От: fpga journal update [news@fpgajournal.com]
Отправлено: 17 августа 2004 г. 23:46
Кому: Michael Dolinsky
Тема: FPGA Journal Update Vol IV No 07


a techfocus media publication :: August 17, 2004 :: volume IV, no. 07


FROM THE EDITOR

This week we take a look at the wonderful world of reprogrammability. Most people approach FPGA design with an ASIC-like mindset where a part has a somewhat static configuration. In that case, reprogrammability offers simple but effective insurance against costly errors. However, if we shift our thinking away from these ASIC roots, a host of possibilities arise for taking creative advantage of the reprogrammable nature of most FPGAs.

Our second new article is from Ian Mackintosh of OCP-IP. While the inherent flexibility and forgiving nature of FPGAs offers many advantages over ASIC for SOC work, some of the problems faced by ASIC SOC designers are equally challenging when moved to FPGA. One such problem is the distribution, use, and portability of IP. Ian discusses the importance of standards in achieving efficiency in FPGA-based SOC design.

Thanks for reading! If there's anything we can do to make our publications more useful to you, please let us know at: comments@fpgajournal.com

Kevin Morris – Editor
FPGA and Programmable Logic Journal

ANNOUNCEMENTS

Hire the best FPGA talent in the industry with FPGA Journal Job Listings. Starting this month you can reach 30,000 active FPGA professionals by advertising your FPGA-related positions in Journal Jobs.
Click here for info.


Find a better job. Browse FPGA Journal’s new job listings to find challenging and rewarding opportunities with the FPGA industry’s top companies. Journal Jobs is specifically for FPGA professionals – more of what you’re looking for, less of what you’re not. Browse now!

CURRENT FEATURE ARTICLES

Digital Do-Overs
Leveraging Reprogrammability
Advancing FPGA Design Efficiency:
A Proven Standard Solution
by Ian Mackintosh, OCP-IP
FPGA I/O Features Help Lower Overall PCB Costs
by Dave Brady, Mentor Graphics Corp.
FPGAs in Space
Programmable Logic in Orbit
FPGA I/O
When to Go Serial
by Brock J. LaMeres, Agilent Technologies
Mod Modules
Ultimodule Simplifies Early Production
The Challenges of Modern FPGA Design Verification
by Jerry Kaczynski, Technical Manager, Aldec Inc.
Board Room
Mentor Tackles FPGA on PCB
Programmable Analog
by Ian Macbeth, Anadigm, Ltd.

Digital Do-Overs
Leveraging Reprogrammability

His eyes meet the goalie’s steely gaze. He refuses to be stared down. In his mind, he calmly visualizes the moves to come, picturing success at each step. He will take three measured strides before his right foot strikes the ball slightly below center. He will follow through with his leg and keep his eyes riveted to the goal as the penalty kick tracks an arcing path through the air, catching the upper right corner of the net just out of the goalie’s reach. He exhales and begins the carefully choreographed sequence. As he nears his third step, a flash of light catches his eye. It distracts him for only an instant, but it is enough. The kick goes wide, and the ball bounces off the front of the approaching vehicle.

“Do overs! Do overs! Interference! There was a car!” shouts one of his teammates. The boys gather around, and after a brief negotiation, the goal is adjusted in the street, time is rewound, and the sequence begins again. The mistake is erased. The wrong has been righted, and fairness prevails. [more]

Advancing FPGA Design Efficiency:
A Proven Standard Solution
by Ian Mackintosh, OCP-IP

For decades the SoC design community has consistently lost ground in the battle to match advances in design technology productivity with the growth of available silicon technology. The silicon evolution roadmap has long been chronicled via Moore’s law, so how could the design community allow the existence of the well-known “Design Gap?” Understanding how we got to this point will make it easier to answer that question and make reasonable adjustments for the future, especially if there are obvious things to be learned from the evolution of many analogous industries.

Even in the advanced design field of FPGAs today; most FPGA IP is vendor-supplied and locks the purchasing company into the vendor it was purchased from. This paradigm limits the amount of growth that can happen in industry. In order for the market to grow as a whole, FPGA IP vendors must support and adopt industry standards. By embracing and adopting more standards into FPGAs we can ensure the time to market and cost advantages of standard FPGA IP are met. [more]



Visit Techfocus Media


You're receiving this newsletter because you subscribed at our web site www.fpgajournal.com.
If someone forwarded this newsletter to you and you'd like to receive your own free subscription, go to: www.fpgajournal.com/update.
If at any time, you would like to unsubscribe, send e-mail to unsubscribe@fpgajournal.com. (But we hope you don't.)
If you have any questions or comments, send them to comments@fpgajournal.com.

All material copyright © 2003-2004 techfocus media, inc. All rights reserved.
Privacy Statement